Home
Class 12
PHYSICS
Assertion: NOT gate is also called inver...

Assertion: `NOT` gate is also called inverter circuit.
Reason: `NOT` gate inverts the input order.

A

Statement-1 is true, Statement-2 is true, Statement-2 is a correct explanation of Statement-1.

B

Statement-1 is true, Statement-2 is true, Statement-2 is not a correct explanation of Statement-1.

C

Statement-1 is true, Statement-2 is false.

D

Statement-1 is false, Statement-2 is true.

Text Solution

Verified by Experts

The correct Answer is:
A
Here, both Assertion and Reason are correct and Reason is correct explanation of Assertion because a NOT gate puts the input condition in the opposite order i.e. for high input voltage, we get low output voltage and vice versa.
Promotional Banner

Topper's Solved these Questions

  • ELECTRONIC DEVICES

    PRADEEP|Exercise LONG QUESTION ANSWER|2 Videos

  • ELECTRONIC DEVICES

    PRADEEP|Exercise PROBLEMS FOR PRACTICE|7 Videos

  • ELECTRONIC DEVICES

    PRADEEP|Exercise HIGHER ORDER THINKING SKILLS|1 Videos

  • ELECTROMAGNETIC WAVES

    PRADEEP|Exercise II Focus multiple choice question|5 Videos

  • ELECTROSTATICS

    PRADEEP|Exercise ASSERTION-REASON TYPE QUESTIONS|2 Videos

Similar Questions

Explore conceptually related problems

NOT gate is also called invertor circuit. NOT gate inverts the input order.

Why a NOT gate is also known as an inverter

Assertion : In an OR gate if any of the input is high, the output is high. Reason: OR gate is the most basic gate, with one input and one output

Assertion: The shape of the uterus is like an inverted pear. Reason: The inner glandular layer that lines the uterine cavity is called as myometrium.

Assertion: The logic gate NOT can be built using diode. Reason: The output voltage and the input voltage of the diode have 180^(@) phase difference.

A NOR gate is ON only when all its inputs are

A logic gate is an electronic circuit which

Assertion: NAND or NOR gates are called digital building blocks. Reason: The repeated use of NAND (or NOR ) gates can produce all the basic or complicated gates.

Assertion : Enzyme hydrolysis of sucrose is called inversion. Reason : The configuration of sucrose gets inverted under these conditions.

Assertion : Any logic can be constructed using NAND gate Reason : NAND gate can be converted to OR gate by simply joining the two inputs.

PRADEEP-ELECTRONIC DEVICES-Exercise
  1. Statement-1 : The direction of diffusion current in a junction diode i...

    Text Solution

    |

  2. Statement-1 : A transistor with common emitter mode has current gain 5...

    Text Solution

    |

  3. Assertion: NOT gate is also called inverter circuit. Reason: NOT gat...

    Text Solution

    |

  4. A specimen of silicon is to be made p-type semiconductor. For this one...

    Text Solution

    |

  5. For n-type semiconductor, it is stated that (i) there are more numbe...

    Text Solution

    |

  6. Suppose the energy liberated in the recombination of a hole-electron p...

    Text Solution

    |

  7. The forward characteristic of p-n junction is shown in Fig.What is the...

    Text Solution

    |

  8. In a forward biased PN- junction diode, the potential barrier in the d...

    Text Solution

    |

  9. What is the current through 1Omega resistance? Fig.

    Text Solution

    |

  10. In an NPN transistor the collector current is 24 mA. If 80% of electro...

    Text Solution

    |

  11. The conduction band of a solid is partially filled at 0 K.will it be a...

    Text Solution

    |

  12. In a good conductor of electricity the type of bonding that exists is ...

    Text Solution

    |

  13. In intrinsic semiconductor at room temperature, the number of electron...

    Text Solution

    |

  14. The forbidden energy band gap in conductors, semiconductors and insula...

    Text Solution

    |

  15. In an n-type semiconductor, the fermi level lies 0.3 eV below the cond...

    Text Solution

    |

  16. n-type semiconductor is obtained when

    Text Solution

    |

  17. A p-type semiconductor is obtained by doping silicon with

    Text Solution

    |

  18. In a p-type semiconductor the acceptor level is situated 60 m eV above...

    Text Solution

    |

  19. Which type of semiconductor is obtained by mixing arsenic with silicon...

    Text Solution

    |

  20. A semiconductor is cooled form T(1)K to T(2)K. Its resistance

    Text Solution

    |