Home
Class 12
PHYSICS
The circuit diagram (see fig.) shows a '...

The circuit diagram (see fig.) shows a 'logic combination' with the states outputs `X,Y` and `Z` given for input `P,Q,R` and `S` all at state `1` (i.e., high). When inputs `P` and `R` change to state `0` i.e., low) with inputs `Q` and `S` still at `1`, the condition of output `X,Y` and `Z` chages to

A

X=0, Y=0, Z=0

B

X=1, Y=1, Z=1

C

X=0, Y=1, Z=0

D

X=1, Y=0, Z=0

Text Solution

Verified by Experts

The correct Answer is:
C

`P=0, R=0, Q=1, S=1`
`X=P.Q =0 xx 1=0`
`Y=R +S =0+1=1`
`Z=(bar(P.Q))(bar(R+S))=(bar(0xx 1)) (bar(0+1))`
`=(bar0) (bar1) =1 xx 0=0`
Promotional Banner

Topper's Solved these Questions

  • NTA TPC JEE MAIN TEST 104

    NTA MOCK TESTS|Exercise PHYSICS (SUBJECTIVE NUMERICAL)|10 Videos

  • NTA TPC JEE MAIN TEST 103

    NTA MOCK TESTS|Exercise PHYSICS|30 Videos

  • NTA TPC JEE MAIN TEST 105

    NTA MOCK TESTS|Exercise PHYSICS |30 Videos

Similar Questions

Explore conceptually related problems

The diagram shows a logic network. If the inputs L,M and N are all at logic 1 , what are the logic states of P,Q and R ?

In the circuit shown, inputs A and B are in states '1' and '0' respectively. What is the only possible stable state of the outputs 'X' and 'Y'?

In the given circuit P and Q from the inputs. The output Y is

For the given combination of gates, if the logic states of inputs A,B,C are as follows A=B=C=-0 and A=B=1,C=0 then the logic states of output D are

Identify the logic gates marked P and Q in the given logic circuit Fig. Write down then output at X for the inputs (i) A=0,B=0 and (ii) A=1, B=1 .

Identify the logic gate markeed P and Q in the given logic circuit Fig . Write down the output at X for the inputs (i) A=0,B=0 and (ii) A=1, B=1 .

For the given combination of gates, if the logic states of inputs A,B,C, are as follows A=B=C=0 and A=B=1, C=0 then the logic states of output D are

For the given combination of gates, if the logic states of inputs A,B,C, are as follows A=B=C=0 and A=B=1, C=0 then the logic states of output D are